

RECEIVED  
CENTRAL FAX CENTER

Appl. No. 10/815,294  
Amdt. dated January 5, 2011

JAN 05 2011

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Please amend claim 11 and cancel claims 14, 15 and 18 without prejudice as follows:

1. (previously presented): A processor address translation apparatus for translating an instruction operand address to a different operand address, the processor address translation apparatus comprising:

a memory with an address input for selecting a data element from a plurality of data elements;

an instruction register for receiving an instruction encoded with an operand address in an operand address bit field of the instruction and control information indicating the operand address is to be translated as part of the instruction's execution; and

an address translation unit for accessing the memory in a translation pattern, having the operand address bit field as input and, in response to the instruction received in the instruction register, directly translating the operand address bit field received as input to form the different operand address in accordance with the translation pattern, the different operand address accessing a data element from the memory through the address input.

2. (original): The processor address translation apparatus of claim 1 wherein the address translation unit further comprises:

a plurality of translation parameters and address translation functions supporting a plurality of translation patterns; and

Appl. No. 10/815,294  
Amtdt. dated January 5, 2011

an input to select a translation pattern from the plurality of supported translation patterns.

3. (previously presented): The processor address translation apparatus of claim 2 wherein the translation parameters include  $k$  by  $k$   $s$  bits and  $k$   $e$  bits for a  $k$  bit address and address translation functions further comprises combinatorial logic governed by the following equations, where the operand address bit field input is  $A_0, A_1, \dots, A_{(k-1)}$ , product operations are treated as ANDs, sum operations are treated as XORs, and the different operand address is  $A'_0, A'_1, \dots, A'_{(k-1)}$ ,

$$\begin{pmatrix} A'_0 \\ A'_1 \\ \vdots \\ A'_{(k-1)} \end{pmatrix} = \begin{pmatrix} s_0 & s_1 & \dots & s_{(k-1)} & e_0 \\ s_k & s_{(k+1)} & \dots & s_{(2k-1)} & e_1 \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ s_{(k-1)k} & s_{(k-1)k+1} & \dots & s_{(k-1)(k+1)} & e_{(k-1)} \end{pmatrix} \times \begin{pmatrix} A_0 \\ A_1 \\ \vdots \\ A_{(k-1)} \\ 1 \end{pmatrix}.$$

4. (previously presented): The processor address translation apparatus of claim 1 wherein the instruction is a block load instruction.

5. (original): The processor address translation apparatus of claim 1 disposed within a plurality of instruction operand address paths for a plurality of instructions, the plurality of instructions fetched for simultaneous execution.

6. (original): The processor address translation apparatus of claim 5 wherein the plurality of instructions constitute a very long instruction word (VLIW).

7. (original): A processor register file indexing (RFI) address translation apparatus for translating an RFI sequence of instruction operand addresses to an RFI sequence of different operand addresses, the processor RFI address translation apparatus comprising:

a memory with an address input for selecting a data element from a plurality of data elements;

Appl. No. 10/815,294  
Amdt. dated January 5, 2011

an instruction register for receiving an instruction encoded with an operand address and control information indicating the operand address is to be translated as part of the instruction's execution;

an RFI update unit enabled to generate on the RFI update unit's output a linear sequence of RFI operand addresses in response to a received sequence of RFI translation type instructions;

a multiplexer for selecting between the operand address from the instruction register for a first RFI operation and selecting the RFI update unit's output for subsequent RFI operations; and

an address translation unit for accessing the memory in a translation pattern, receiving a sequence of operand addresses from the multiplexer and, in response to the sequence of RFI operand addresses, translating the sequence of RFI operand addresses to form a sequence of different operand addresses in accordance with the translation pattern, the different operand addresses each accessing a data element from the memory through the address input.

8. (original): The processor RFI address translation apparatus of claim 7 disposed within PEs of an array of PEs.

9. (original): The processor RFI address translation apparatus of claim 7 disposed within a plurality of instruction operand address paths for a plurality of instructions, the plurality of instructions fetched for simultaneous execution.

10. (original): The processor RFI address translation apparatus of claim 9 wherein the plurality of instructions constitute a very long instruction word (VLIW).

11. (currently amended): An address translation memory device for accessing data at translated addresses, the address translation memory device comprising:

a first read address input port to the address translation memory device;

Appl. No. 10/815,294  
Amdt. dated January 5, 2011

a storage device located in the address translation memory device having data accessible at addressable locations, a second read address input port internal to the address translation memory device for selecting data from the storage device during read operations, and a data output port; and

an address translation unit located in the address translation memory device for accessing the storage device in a translation pattern, the address translation unit translating a first read address value coupled to the first read address input port in accordance with the translation pattern, to a second read address value coupled to the storage device second read address input port for reading data from the storage device at a translated address during a read operation;

a plurality of translation parameters and address translation functions supporting a plurality of translation patterns; and

an input to select a translation pattern from the plurality of supported translation patterns,  
wherein the translation parameters include k by k s bits and k e bits for a k bit address and  
address translation functions further comprises combinatorial logic governed by the following  
equations, where the first read address input is A0, A1, ..., A(k-1), product operations are treated  
as ANDs, sum operations are treated as XORs, and translated address output are A0', A1', ...,  
A(k-1)',

$$\begin{pmatrix} A0' \\ A1' \\ \vdots \\ A(k-1)' \end{pmatrix} = \begin{pmatrix} s0 & s1 & \cdots & s(k-1) & e0 \\ sk & s(k+1) & \cdots & s(2k-1) & e1 \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ s(k-1)k & s(k-1)k+1 & \cdots & s(k-1)(k+1) & e(k-1) \end{pmatrix} \times \begin{pmatrix} A0 \\ A1 \\ \vdots \\ A(k-1) \\ 1 \end{pmatrix}$$

12. (previously presented): The address translation memory device of claim 11 further comprises:

Appl. No. 10/815,294  
Amdt. dated January 5, 2011

a first write address input port to the address translation memory device;  
a storage device located in the address translation memory device having data accessible  
at addressable locations, a second write address input port for selecting data in the storage device  
during write operations, and a data input port; and

an address translation unit located in the address translation memory device, for  
accessing the storage device in a translation pattern, the address translation unit translating a first  
write address value coupled to the first write address input port in accordance with the translation  
pattern, to a second write address value coupled to the storage device second write address input  
port for writing data to the storage device at a translated address during a write operation.

13. (original): The address translation memory device of claim 11 wherein the storage  
device further comprises location selection logic merged with the address translation unit.

14-15. (canceled)

16. (previously presented): A processor address translation method for translating an  
instruction operand address to a different operand address, the processor address translation  
method comprising:

receiving an instruction encoded with an operand address in an operand address bit field  
of the instruction and control information indicating the operand address is to be translated as  
part of the instruction's execution;

translating directly the operand address bit field received as input according to a function;  
and

accessing a data element with the translated address, and repeating the receiving,  
translating, and accessing steps to access data elements in a pattern according to the function.

Appl. No. 10/815,294  
Amtd. dated January 5, 2011

17. (original): The processor address translation method of claim 16 wherein the function comprises combinatorial logic for translating the operand address.

18. (canceled)

19. (previously presented): The address translation method of claim 16 wherein the set of {s, e} bits include k by k s bits and k e bits for a k bit address and address translation functions further comprises combinatorial logic governed by the following equations, where the operand address bit field input is A0, A1, ..., A(k-1), product operations are treated as ANDs, sum operations are treated as XORs, and the translated address is A0', A1', ..., A(k-1)',

$$\begin{pmatrix} A0' \\ A1' \\ \vdots \\ A(k-1)' \end{pmatrix} = \begin{pmatrix} s0 & s1 & \cdots & s(k-1) & e0 \\ sk & s(k+1) & \cdots & s(2k-1) & e1 \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ s(k-1)k & s(k-1)k+1 & \cdots & s(k-1)(k+1) & e(k-1) \end{pmatrix} \times \begin{pmatrix} A0 \\ A1 \\ \vdots \\ A(k-1) \\ 1 \end{pmatrix}.$$